This preview shows pages 1–3. Sign up to view the full content.
The University of Alabama in Huntsville
ECE Department
CPE/EE 422/522 01
Spring 2004
Final Exam Solution
1.
(10 points) For the following circuit, find all tests for the faults g sa1 and g sa0.
a
b
o
h
e
j
f
g
i
k
l
n
p
m
d
c
q
r
s
a
b
c
d
r
s
g sa1 r
g sa1 s
g sa0 r
g sa0 s
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
0detect
0
1
0
0
1
0
1
0
0detect
0
0
1
0
1
1
1
1
1
0detect
0detect
0
1
1
0
0
0
1–detect
0
0
0
0
1
1
1
0
0
1–detect
1–detect
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
0
0
0
1
0
1
0
0
0
0
0
0
0
1
0
1
1
0
1
0
1
0
0detect
1
1
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
1
0
0detect
1
1
1
0
0
0
0
0
0
0
1
1
1
1
0
0
0
1detect
0
0
2.
(2 points) __Xilinx__ and __Altera__ are the two most prominent providers of field
programmable gate arrays (FPGAs).
3.
(2 points) _Transport_ delay and __inertial_ delay are the two types of delay provided for in
VHDL.
4.
(15 points) For the following SM chart:
Draw a timing chart that shows the clock, the state (S0, S1 or S2), the inputs (X1, X2 and X3) and the
outputs. The input sequence is X1 X2 X3 = 011, 101, 111, 010, 110, 101, 001. Assume that all state
changes occur on the rising edge of the clock, and the inputs change on the falling edge of the clock.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document 0
X
2
X
1
X
3
Z
2
Z
1
Z
3
X
2
S1/Z
1
X
1
S2/Z
1
S0/
0
00
0
1
1
1
1
1
CLK
X1
X2
STATE
X3
S0
S2
Z1
Z2
Z3
S1
5.
(8 points) For the following state table, make a suitable state assignment.
Present
Next State
Output Z
1
Z
2
State
X
1
X
2
=
00
01
10
11
X
1
X
2
=
00
01
10
11
S0
S3
S2
S1
S0
00
10
11
01
S1
S0
S1
S2
S3
10
10
11
11
S2
S3
S0
S1
S1
00
10
11
01
S3
S2
S2
S1
S0
00
00
01
01
Guideline 1: (S0, S2), (S0, S3), (S0, S2, S3)
Guideline 2: (S0, S1, S2, S3), (S0, S1, S3), (S0, S1, S2)
Guideline 3: (S0, S1, S2), (S0, S2, S3)
S0
S1
S3
S2
Q2
Q1
6.
(9 points) Draw waveforms for the following signal assignments given the input waveform
below. Be sure to clearly label the time when an event occurs. X and Y are both of type bit.
This is the end of the preview. Sign up
to
access the rest of the document.
This note was uploaded on 07/22/2011 for the course CPE 422 taught by Professor Staff during the Fall '09 term at University of Alabama  Huntsville.
 Fall '09
 Staff

Click to edit the document details