09f_cpe431_chap4_4 - 1 1 Electrical and Computer...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 1 Electrical and Computer Engineering CPE 431/531 Chapter 4 - The Processor Dr. Rhonda Kay Gaede UAH Electrical and Computer Engineering Page 2 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.1 Introduction Implementation Basics Performance Factors Instruction Count Cycle Time CPI A Basic MIPS Implementation Simple subset: lw, sw, add, sub, and, or, slt, beq, j Electrical and Computer Engineering Page 3 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.1 Introduction Implementation Overview All instructions begin the same way ______________________ ______________________ Then, it depends on the instruction lw sw add et.al. beq Electrical and Computer Engineering Page 4 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.1 Introduction Implementation: Datapath, Datapath + Control Datapath Datapath + Control 2 Electrical and Computer Engineering Page 5 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.2 Logic Design Conventions Classes and Values Two classes of logic ______________ ______________ Two logic values ____________ ____________ Electrical and Computer Engineering Page 6 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.2 Logic Design Conventions Clocking Methodology A clocking methodology defines when signals can be _______ and when they can be _________. We assume an edge-triggered clocking methodology . Electrical and Computer Engineering Page 7 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath - Instruction Fetch and Sequencing Electrical and Computer Engineering Page 8 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath - R-type Instruction Requirements 3 Electrical and Computer Engineering Page 9 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath: lw / sw Instruction Requirements Electrical and Computer Engineering Page 10 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath beq Instruction Requirements Electrical and Computer Engineering Page 11 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath Creating a Single Datapath: R-type + lw / sw Electrical and Computer Engineering Page 12 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.3 Building a Datapath Single Datapath 4 Electrical and Computer Engineering Page 13 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.4 A Simple Implementation Scheme Defining Necessary Control Electrical and Computer Engineering Page 14 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.4 A Simple Implementation Scheme - Adding a Control Unit Instruction RegDst ALUSrc MemtoReg Reg Write Mem Read Mem Write Branch ALUOp R-type 1 0 0 1 0 0 0 10 lw 0 1 1 1 1 0 0 00 sw d 1 d 0 0 1 0 00 beq d 0 d 0 0 0 1 01 Electrical and Computer Engineering Page 15 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.4 A Simple Implementation Scheme - R-type Instruction Execution Electrical and Computer Engineering Page 16 of 90 UAH CPE 431/531 Chapter 4 (4 th Ed.) 4.4 A Simple Implementation Scheme - lw Instruction Execution 5...
View Full Document

Page1 / 23

09f_cpe431_chap4_4 - 1 1 Electrical and Computer...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online