TimothyGoldberg-MicroprocessorPowerReduction

TimothyGoldberg-MicroprocessorPowerReduction - Powe Re r...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Power Reduction Techniques for Microprocessor Systems by Timothy Goldberg Paper by: Vasanth Venkatachalam and Michael Franz
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Power Consumption and its Importance Saving Power Save money, save electricity, save the planet Heat Dissipation Heat density and cooling Battery Life Use less energy, extend battery running time
Background image of page 2
Outline Definition of Power and Energy Power Reduction Techniques From the Circuit level through Hardware to Compiler and Application level techniques Commercial Systems Emerging Technologies
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Power and Energy Need to reduce both Power = Work / Time Affects heat Energy = Power * Time Affects battery Dynamic Power Consumption: Circuit activity Switched capacitance (depends on V, f, C, a) Clock gating Short-circuit current, transistors with opposite charges (10-15% of total
Background image of page 4
Power and Energy Leakage Power Consumption: Static/Idle power Depends on Voltage and Leakage Current Sub-threshold leakage: supply voltage, threshold voltage, temperature. Reduce Voltage, Fewer transistors, increase Threshold voltage
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Power Reduction From low level circuit changes Low-Power Interconnect Memories and Memory Hierarchies Hardware/Architecture Dynamic Voltage Scaling Resource Hibernation Compiler Application
Background image of page 6
Circuit and Logic Level Techniques Transistor Sizing: Reduce width less dynamic power consumption, but increases delay Transistor Reordering: Minimize switching activity place frequently switching transistors closer to the circuit's outputs Logic Gate Restructuring: Reduce switching Gates must receive inputs at the same time
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuit and Logic Level Techniques Technology Mapping: Software tools Find best configuration, based on restraints Design circuit out of logic gates to minimize total power consumption NP-Hard DAG problem Low Power Flip-Flops: Self-gating flip-flop: Reduce switching activity Dual-edge triggered: Reduce power dissipated by clock signal
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 26

TimothyGoldberg-MicroprocessorPowerReduction - Powe Re r...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online