258L3 - CSC258 Computer Organization Lab 3 In this lab you...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CSC258 Computer Organization Lab 3 In this lab you will construct a portion of a CPU corresponding to the following rough picture. ALU ALF AL1 AL2 ALU AC 1 0 bus Each of the registers is a single bit. The ALU performs only two operations: AND and XOR. The bus is six bits: one data bit, plus two source bus address (sba) bits, plus two destination bus address (dba) bits, plus one transfer (clock) bit. The above picture is partly logical, and partly physical, and is missing some detail. Here is another picture, this time purely logical, with more detail. ALU ALF AL1 AL2 AC ALU 1 0 demultiplexer multiplexer transfer (clock) source bus address destination bus address data There are five inputs to this circuit; they are the two source bus address wires, the two destination bus address wires, and the transfer wire. There are five outputs; they are LEDs that enable us to see the contents of the four registers and the ALU. The demultiplexer contains the following gates.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

258L3 - CSC258 Computer Organization Lab 3 In this lab you...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online