lecture_09 - ECE 190 Lecture 09 February 15, 2011 LC-3 ISA...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 190 Lecture 09 February 15, 2011 1 V. Kindratenko LC-3 ISA - I Lecture Topics LC-3 Instruction Set Architecture LC-3 operate instructions LC-3 data movement instructions Lecture materials Textbook § 5.1 - 5.3 Textbook Appendix A.1 - A.3 Homework HW2 due Thursday February 17 at 5pm in the ECE 190 drop-off box HW3 due Wednesday February 23 at 5pm in the ECE 190 drop-off box Machine problem MP1.2 due Thursday February 17 at 5pm submitted electronically Announcements
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 190 Lecture 09 February 15, 2011 2 V. Kindratenko LC-3 ISA ISA’s role ISA specifies all the information about the computer that the software has to be aware of ISA defines an interface for the programmer that he needs to know when writing programs in the computer’s own machine language SW HW Interface ISA ISA specifies the following o Memory organization o Resister set o Instruction set o Data types o Addressing models LC-3 ISA overview Memory organization o 16-bit addressable o 2 16 address space 16 bits 2 16 . . . 16 data 16 address WE MDR MAR 16 16
Background image of page 2
ECE 190 Lecture 09 February 15, 2011 3 V. Kindratenko Register set o 8 16-bit general-purpose registers, named R0-R7 R0 R1 R2 R3 R4 R5 R6 R7 Register file 16 16 SR1 out SR2 out DR in 16 SR1 3 3 3 SR2 DR o Other special-purpose registers, such as PC and IR Data types o 16-bit 2’s complement integers Addressing models o A mechanism for specifying where the operands are located o Non-memory addresses immediate (part of the instruction) register o Memory addresses PC-relative, base+offset, indirect The instruction set o 16-bit instructions o Bits 12-15 of the 16-bit instruction are used to specify the opcode o Operate instructions: ADD, AND, NOT o Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI o Control instructions: BR, JSR/JSSR, JMP, RTI, TRAP Condition codes o LC-3 has 3 single-bit registers that are set to 0 or 1 each time one of the general-purpose registers (R0-R7) is written to N, Z, P – condition codes N=1 (Z=P=0) when the value stored in one of the registers is negative P=1 (Z=N=0) when the value stored in one of the registers is positive Z=1 (N=P=0) when the value stored in one of the registers is zero
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 10

lecture_09 - ECE 190 Lecture 09 February 15, 2011 LC-3 ISA...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online