74HCT14 - DATA SHEET Product specification File under...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: DATA SHEET Product specification File under Integrated Circuits, IC06 September 1993 INTEGRATED CIRCUITS 74HC/HCT14 Hex inverting Schmitt trigger For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines September 1993 2 Philips Semiconductors Product specification Hex inverting Schmitt trigger 74HC/HCT14 FEATURES • Output capability: standard • I CC category: SSI GENERAL DESCRIPTION The 74HC/HCT14 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT14 provide six inverting buffers with Schmitt-trigger action. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. QUICK REFERENCE DATA GND = 0 V; T amb = 25 ° C; t r = t f = 6 ns Notes 1. C PD is used to determine the dynamic power dissipation (P D in μ W): P D = C PD × V CC 2 × f i + ∑ (C L × V CC 2 × f o ) where: f i = input frequency in MHz f o = output frequency in MHz C L = output load capacitance in pF V CC = supply voltage in V ∑ (C L × V CC 2 × f o ) = sum of outputs 2. For HC the condition is V I = GND to V CC For HCT the condition is V I = GND to V CC- 1.5 V ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information” . SYMBOL PARAMETER CONDITIONS TYPICAL UNIT HC HCT t PHL / t PLH propagation delay nA to nY C L = 15 pF; V CC = 5 V 12 17 ns C I input capacitance 3.5 3.5 pF C PD power dissipation capacitance per gate notes 1 and 2 7 8 pF September 1993 3 Philips Semiconductors...
View Full Document

This note was uploaded on 08/24/2011 for the course ECE 231 taught by Professor Damodar during the Spring '10 term at IIT Kanpur.

Page1 / 8

74HCT14 - DATA SHEET Product specification File under...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online