{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ee201_parity_verilog

ee201_parity_verilog - Parity generation in Verilog Given...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Parity generation in Verilog: Given below are 5 parity generation circuits. Circuit 1: Simple combinational parity generator. Circuit 2, 4: Parity PC is registered/latched and given to the output port. Circuit 3, 5: Input X[7:0] is registered as XR[7:0] or latched as XL[7:0] before producing parity. Which of the above circuits can’t be described in a single Verilog always procedural block X[0] X[1] X[2] X[3] X[4] X[5] X[6] X[7] Combinational logic to produce parity P X[0] X[1] X[2] X[3] X[4] X[5] X[6] X[7] Combinational logic to produce parity PC P D-FF D Q CLK clk X[0] X[1] X[2] X[3] X[4] X[5] X[6] X[7] Combinational logic to produce parity P D Q D Q D Q D Q D Q D Q D Q D Q CLK clk X[0] X[1] X[2] X[3] X[4] X[5] X[6] X[7] Combinational logic to produce parity P D Q D Q D Q D Q D Q D Q D Q D Q CLK clk 8-bit Latch 8-bit Reg. 1-bit FF XR[0] XR[1] XR[2] XR[3] XR[4] XR[5] XR[6] XR[7] XL[0] XL[1] XL[2] XL[3] XL[4] XL[5] XL[6] XL[7] Circuit 1 Circuit 2 Circuit 3 Circuit 5 X[0] X[1] X[2] X[3] X[4] X[5] X[6] X[7] Combinational logic to produce parity PC P
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}