06-VLSI-design-styles

06-VLSI-design-styles - VLSI Design Styles Basic Concepts...

Info iconThis preview shows pages 1–34. Sign up to view the full content.

View Full Document Right Arrow Icon
VLSI Design Styles
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Basic Concepts in VLSI Physical Design Automation
Background image of page 2
3 VLSI Design Cycle Large number of devices Optimization requirements for high performance Time-to-market competition Cost System Specifications Chip Manual Automation
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 VLSI Design Cycle (contd.) 1. System specification 2. Functional design 3. Logic design 4. Circuit design 5. Physical design 6. Design verification 7. Fabrication 8. Packaging, testing, and debugging
Background image of page 4
5 Physical Design Converts a circuit description into a geometric description. This description is used for fabrication of the chip. Basic steps in the physical design cycle: 1. Partitioning 2. Floorplanning and placement 3. Routing 4. Compaction
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6
Background image of page 6
7 n-channel Transistor
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 n-channel Transistor Operation
Background image of page 8
9 n-channel Transistor Layout
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 p-channel MOS Transistor
Background image of page 10
11 Fabrication Layers
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12 MOS Transistor Behavior
Background image of page 12
13 Summary of VLSI Layers
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
14 VLSI Fabrication
Background image of page 14
15 Silicon Wafer
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
16 General Design Rules
Background image of page 16
17 Types of Fabrication Errors
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
18 Width/Spacing Rules (MOSIS)
Background image of page 18
19 Poly-Diffusion Interaction
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
20 Contacts
Background image of page 20
21 Contact Spacing
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
22 M2 Contact (Via)
Background image of page 22
23 CMOS Layout Example
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
24 Stick Diagrams
Background image of page 24
25 Static CMOS Inverter
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
26 Static CMOS NAND Gate
Background image of page 26
27 Static CMOS NOR Gate
Background image of page 27

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
28 Static CMOS Design :: General Rule
Background image of page 28
29 Simple Static CMOS Design Example
Background image of page 29

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
30 Static CMOS Design Example Layout
Background image of page 30
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 57

06-VLSI-design-styles - VLSI Design Styles Basic Concepts...

This preview shows document pages 1 - 34. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online