Lec24w.SR.SettlingTime.PSRR.ee140.s11.ctn

Lec24w.SR.SettlingTime.PSRR.ee140.s11.ctn -...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 140 : Analog Integrated Circuits Lecture 24w CTN 4/19/11 Copyright © 2011 Regents of the University of California 1 Lecture 24 Announcements : Design Project Checkpoint: ª Due Monday, April 25, 11:59 p.m. ª Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (or linear if an MOS resistor) ª It doesn’t need to meet the project specs, but it should simulate correctly Lecture Topics : ª Slew Rate (revisited) ª Settling Time ª Power Supply Rejection Ratio (PSRR)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ------------------------------------- Last Time : finished compensation EE 140 : Analog Integrated Circuits Lecture 24w : Slew Rate, Settling Time, & PSRR CTN 4/19/11 Copyright 2011 Regents of the University of California 2 EE 140 : Analog Integrated Circuits Lecture 24w : Slew Rate, Settling Time, & PSRR CTN 4/19/11 Copyright 2011 Regents of the University of California 3 Go through settling time handout EE 140 : Analog Integrated Circuits Lecture 24w : Slew Rate, Settling Time, & PSRR CTN 4/19/11 Copyright 2011 Regents of the University of California 4...
View Full Document

Page1 / 4

Lec24w.SR.SettlingTime.PSRR.ee140.s11.ctn -...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online