10-interrupts - 68HC11 = processor family 68HC11 A8 memory...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
68HC11 = processor family 68HC11 A8 memory map $0000 $00FF $1000 $103F $B600 $B7FF $E000 $FFFF RAM I/O registers EEPROM ROM
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
68HC11 Hardware Resources
Background image of page 2
68HC11 2 modes single-chip Address + data busses not accessible, but I/O ports are expanded Address + data busses accessible, but some I/O ports (B and C) not Mode selection on power-on (MDDA, MDDB inputs)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Programmable In/Out Ports A, C, D Have additional register: Data Direction Register (DDRA at $1026, DDRC at $1007, DDRD at $1009) bit i = 0 → corresponding port pin i input 1 → corresponding port pin i output After processor reset: DDR x = 0 → all inputs
Background image of page 4
Programmable In/Out Port Example Port C C 0 C 7 PORTC EQU $1003 DDRC EQU $1007 ORG $C000
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
I/O - Processor synchronization ? How does I/O signal processor that it has data? processor core I/O ready (STRA) Input port latch I/O data 8 bits PORTCL $1005
Background image of page 6
I/O - Processor synchronization PIOC register (Parallel I/O control register) at $1002 STAF 0 1 7 EGA EGA = 0 → STRA 1 → STRA When correct edge on STRA: 1. input value will be clocked into PORTCL latch 2. STAF flag will be set To reset STAF flag (done in program): LDAA PIOC LDAA PORTCL
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
I/O - Processor synchronization Polling (using STRA and STAF flag) Interrupt Polling init Did I/O device Set STAF? No Yes clear STAF flag get data process data
Background image of page 8
Polling Example Keyboard and display connected to processor Program: if key pressed, read data in and send it to display 4-bit data (both keyboard and display) 1-bit that signals through a 0 that a key is pressed Data only available while key pressed processor keyboard data key pressed Port C (bits 0 to 3) STRA 4 bits display 4 bits Port C (bits 4 to 7) when key pressed
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Polling Example PIOC EQU $1002 PORTC EQU $1003 PORTCL EQU $1005 DDRC EQU $1007 ORG $C000 MAIN
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/05/2011 for the course CS 3280 taught by Professor Michael during the Spring '09 term at Missouri (Mizzou).

Page1 / 29

10-interrupts - 68HC11 = processor family 68HC11 A8 memory...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online