This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: DW03_reg_s_pl Register with Synchronous Enable Reset DW03_shftreg Shift Register DW04_shad_reg Shadow and Multibit Register DW04_sync Variable Input Synchronizer DesignWare Building Block IP Memory – Registers Overview 2 Synopsys, Inc. June 2004...
View Full Document
This note was uploaded on 07/15/2011 for the course ECO 2023 taught by Professor Mr.raza during the Summer '10 term at FAU.
- Summer '10