memory_registers_overview

memory_registers_overview - DW03_reg_s_pl Register with...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
June 2004 Synopsys, Inc. 1 Memory – Registers Overview This section documents the following memory registers found in the DesignWare Building Block IP: Related Topics DesignWare Building Block IP Documentation Overview IP Description DW03_pipe_reg Pipeline Register
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: DW03_reg_s_pl Register with Synchronous Enable Reset DW03_shftreg Shift Register DW04_shad_reg Shadow and Multibit Register DW04_sync Variable Input Synchronizer DesignWare Building Block IP Memory – Registers Overview 2 Synopsys, Inc. June 2004...
View Full Document

This note was uploaded on 07/15/2011 for the course ECO 2023 taught by Professor Mr.raza during the Summer '10 term at FAU.

Page1 / 2

memory_registers_overview - DW03_reg_s_pl Register with...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online