Lect_05 - ECE 442 SolidState Devices & Circuits 5. Digital...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Jose E. Schutt Aine ECE 442 ECE 442 Solid State Devices & Circuits 5. Digital CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois [email protected]
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Jose E. Schutt Aine ECE 442 Digital Circuits V IH : Input voltage at high state Î V IHmin V IL : Input voltage at low state Î V ILmax V OH : Output voltage at high state Î V OHmin V OL : Output voltage at low state Î V OLmin Currents into input I IH ÍÎ I IHmax I IL ÍÎ I ILmax I OH ÍÎ I OHmax I OL ÍÎ I OLmax Likewise for current we can define Currents into output
Background image of page 2
3 Jose E. Schutt Aine ECE 442 Voltage Transfer Characteristics (VTC) The static operation of a logic circuit is determined by its VTC In low state: noise margin is NM L In high state: noise margin is NM H L IL OL NM V V =− H OH IH NM V V V IL and V IH are the points where the slope of the VTC=-1 0 v M slope=-1 v I v o v oL v oH slope=-1 slope=1 v IL v M v IH (v oL ) oH ) NM L NM H An ideal VTC will maximize noise margins /2 == L HD D NM NM V Optimum:
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Jose E. Schutt Aine ECE 442 Switching Time & Propagation Delay input output
Background image of page 4
5 Jose E. Schutt Aine ECE 442 t r =rise time (from 10% to 90%) t f =fall time (from 90% to 10%) t fpLH =low-to-high propagation delay t fpHL =high-to-low propagation delay Inverter propagation delay: () 1 2 pp L H p H L tt t =+ Switching Time & Propagation Delay
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Jose E. Schutt Aine ECE 442 Switching Circuit
Background image of page 6
7 Jose E. Schutt Aine ECE 442 Nonideal Switch 1 sc low sc L R VV R R = + 1 so high so L R R R = +
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Jose E. Schutt Aine ECE 442 IV Characteristics of Switches Ideal switch Nonideal switch
Background image of page 8
9 Jose E. Schutt Aine ECE 442 Complementary Switches 1 sc low sc so R VV R R = + 1 so high so sc R R R = +
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Jose E. Schutt Aine ECE 442 Problem CC S out L S VR V R R = + 6 :1 0 1 0 5 S out Open R V V Ω ± A switch has an open (off) resistance of 10M Ω
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/07/2011 for the course ECE 442 taught by Professor Schutt-aine during the Summer '08 term at University of Illinois at Urbana–Champaign.

Page1 / 39

Lect_05 - ECE 442 SolidState Devices & Circuits 5. Digital...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online