This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: B is complemented and c = 1. 3. Design a 5:32 footed domino decoder using domino AND gates. Indicate transistor sizes and estimate the delay of the decoder assuming it drives word lines each with a capacitance of C L = 20C. 4. (Problem 11.11 in text) Sketch a schematic for an 8-word x 2-bit NAND ROM that serves as a lookup table to implement a full adder....
View Full Document
This note was uploaded on 09/09/2011 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.
- Spring '10