HW4Sol

# HW4Sol - EE3193/EL5473 Intro to VLSI Homework Assignment 4...

This preview shows pages 1–2. Sign up to view the full content.

EE3193/EL5473 Intro. to VLSI Homework Assignment 4 Solution 1. (Based on problem 6.21 in text, requires Cadence) Use Cadence to simulate a pseudo-nMOS inverter in which the pMOS transistor is half the width of the nMOS transistor. What are the rising, falling, and average logical efforts from hand calculations? What are t pd , t pdf , and t pdr from simulation? Compare. *** simulation *** 2. (Problem 6.35 in text) Design a domino circuit to compute F = ( A + B )( C + D ) as fast as possible. Each input may present a maximum of 30 º of transistor width. The output must drive a load equivalent to 500 º of transistor width. Choose transistor sizes to achieve least delay and estimate this delay in . H = 500 / 30 = 16.7. Consider a two stage design: OR-OR-AND-INVERT + HI- skew INV. For dynamic AOI22: g d = 2/3 and p = 5/3. G = 2/3 * 5/6 = 5/9. P = 5/3 + 5/6 = 5/2. F = GBH = 9.28. f = F 1/2 = 3.05. D = 2 f + P = 8.6 . The inverter size is 500 * (5/6) / 3.05 = 137. !" #\$ #\$ #\$ #\$ !!\$ 3.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 09/09/2011 for the course EE 3193 taught by Professor Halenlee during the Spring '10 term at NYU Poly.

### Page1 / 2

HW4Sol - EE3193/EL5473 Intro to VLSI Homework Assignment 4...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online