Qin - Logic Simulator for Combinational Circuit Jie Qin...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University, AL 36849, USA 04/25/2006 04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Problem Statement ► Develop a logic simulator with support for the standard bench format and the hierarchical bench format. ► When the output of the simulated circuit does not match the expected response, try to diagnose the error in the circuit using the logic simulator. 04/25/2006 ELEC 7250: Jie Qin 2 Logic Simulator ► The implemented logic simulator consists of a compiler and a simulator. ­­ the compiler reads in a circuit description in bench format and builds a simulation table in memory. ­­ the simulator propagates the values provided from outside at the PIs to the POs utilizing the simulation table (logic propagation). 04/25/2006 ELEC 7250: Jie Qin 3 Simulation Table ► A simulation table is actually ID a list of gate records. All the PIs, gates and POs in a circuit are represented by the gate records in the implemented logic simulator. A gate record includes the following information. 04/25/2006 ELEC 7250: Jie Qin Name Class Fanin list (FIL) Fanout list (FOL) Fanin’s value (FIV) Gate’s value (GV) 4 An Example of Simulation Table before logic propagation a d e f gate “d” gate “e” PI “a” PO “f” ID: 1 ID: 2 ID: 3 ID: 4 Name: d Name: e Name: a Name: f Class: AND Class: NOT Class: PI Class: PO FIL: {a, a} FIL: {d} FIL: {a} FIL: {e} FOL: {e} FOL: {f} FOL: {d} FOL: {f} FIV: {­1, ­1} FIV: {­1} FIV: {­1} FIV: {­1} GV: {­1} GV: {­1} GV: {­1} GV: {­1} 04/25/2006 ELEC 7250: Jie Qin 5 Logic Propagation ► To propagate the known value at the PIs to the POs, two lists are maintained in the memory. ­­ passive list: it includes all the “gate records” whose outputs are in unknown states. ­­ active list: once a gate has its output in known state, it will be append to this list. However, after all the fanouts of this gate are determined as a known value, it will be removed from this list. 04/25/2006 ELEC 7250: Jie Qin 6 An Example of Logic Propagation a b 0 1 0 1c 0 1d 0 0 0 e 1 1 1 1f 1 g 1 h Half-Adder active list passive list c 04/25/2006 ELEC 7250: Jie Qin f g b d e a h 7 Results for a 4­bit Ripple Adder 04/25/2006 ELEC 7250: Jie Qin 8 Results for ISCAS’85 Circuits 04/25/2006 ELEC 7250: Jie Qin 9 Fault Diagnosis Assumption #1: the internal state of the CUT cannot observed from the outside ► Assumption #2: the possibility of single fault is much higher than multiple faults ► Approach: ­­ Step #1: for each faulty PO, obtain a reversed logic cone from PO; ­­ Step #2: intersect the logic cones obtained in Step #1; ­­ Step #3: try more test vectors to obtain a logic cone as ► small as possible. 04/25/2006 ELEC 7250: Jie Qin 10 Conclusion ► The execution time increases with the number of gates and the number of test vectors. ► The fault diagnosis still needs to be improved because the assumption does not match the real situation very well. 04/25/2006 ELEC 7250: Jie Qin 11 Thank you! 04/25/2006 ELEC 7250: Jie Qin 12 ...
View Full Document

This note was uploaded on 09/16/2011 for the course ELEC 7250 taught by Professor Agrawal during the Summer '11 term at Auburn University.

Ask a homework question - tutors are online