This preview shows page 1. Sign up to view the full content.
Unformatted text preview: designers to build the ultra-low power circuits of tomorrow. The instructors will draw from their experience in academia and industry to provide the necessary understanding of sources of power consumption in a CMOS circuit, power estimation techniques at various levels of design abstraction that provide an upfront opportunity to identify design hotspots, architectural and device-level power optimization and management techniques for designing a low-power SOC, and power issues specific to manufacturing test that impact a modern chip design. The course is relevant to chip designers, low power EDA tool developers, academics and researchers working in the area of VLSI design....
View Full Document
This note was uploaded on 09/16/2011 for the course ELEC 4944 taught by Professor Staff during the Fall '09 term at Auburn University.
- Fall '09