Murali_Advanced VLSI Report

Murali_Advanced VLSI Report - 1 Study of operation of Flip...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Abstract —This project examines the operations of a flip flop in the subthreshold region. Subthreshold operation is emerging as a good technique for low power design of circuits where speed of execution is not a primary concern. In this project, I aim to find the minimum energy point of a flip flop, and compare my results with the result obtained in [3]. The flip flop designed for this project is a master-slave D flip flop. The flip flop was designed in Design Architect, and the netlist was modified to 90nm technology. The simulation was done using HSPICE. Results show that the flip flop operates perfectly in the subthreshold region of 90nm technology while providing reasonable power and energy savings. Index Terms—master-slave flip flop, low voltage operation, very low power design, subthreshold operation. I. INTRODUCTION HERE IS a growing concern with the increase in power dissipation with the scaling down of transistors. We know that Total Power (P total ) dissipated in a transistor consists of Static Power (P static ) and Dynamic Power (P dynamic ). While the scaling down of transistors causes a reduction in dynamic power due to faster switching of the circuit, there is an increase in leakage current flowing through the circuit due to scaling down of the threshold voltages hence causing a significant increase in static power dissipation. Hence, there is a significant interest in developing techniques for more power and energy efficient circuits at high leakage technologies. One of the possible solutions for this conundrum is subthreshold voltage operation of circuits. For circuit operations where execution speed is not the primary motive, the circuits can be operated at voltage below the threshold voltages of the transistors making up the circuit without losing the functionality of the circuit. We find that scaling down the voltage gradually reduces short circuit power dissipation and it is completely eliminated at V dd ≤ |V tp | + V tn . Manuscript received May 3, 2010. This work was supported by Dr. Vishwani D. Agrawal and the ECE department at Auburn University. Murali Dharan is a Graduate Student of Electrical and Computer Engineering at Auburn University, Auburn, AL 36849 USA (e-mail: vmn0001@auburn.edu). Dr. Vishwani D. Agrawal is a James J. Danaher Professor at Auburn University, Auburn AL 36849 USA. He is with the Department of Electrical and Computer Engineering. (vagrawal@leng.auburn.edu). Dynamic power is also almost completely eliminated because
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/16/2011 for the course ELEC 7770 taught by Professor Agrawal,v during the Spring '08 term at Auburn University.

Page1 / 4

Murali_Advanced VLSI Report - 1 Study of operation of Flip...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online