{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Alex_Red_Volt_Supply

# Alex_Red_Volt_Supply - calculate the overall worst case...

This preview shows pages 1–13. Sign up to view the full content.

Nov. 29, 2005 ELEC6970-001 Class Presentation 1 Reducing Voltage Supply Jins Davis Alexander

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Nov. 29, 2005 ELEC6970-001 Class Presentation 2 Objective… To reduce the power consumption by reducing VDD supply voltage and seeing its effect on power, delay and area. No effect on area.
Nov. 29, 2005 ELEC6970-001 Class Presentation 3 What We Know…. Power Consumption is a quadratic function of Voltage. Decrease in supply Voltage increases the overall delay.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Nov. 29, 2005 ELEC6970-001 Class Presentation 4 Power and Delay Power = CV DD 2 Delay= KV DD ─────── (V DD – V t ) α (from alpha-power model)
Nov. 29, 2005 ELEC6970-001 Class Presentation 5 What I have done… Designed N*N array multiplier using VHDL. Used ELDO for power analysis and calculation of delay. First simulated basic cell and found delay of Sumout to be greater than Cout.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Nov. 29, 2005 ELEC6970-001 Class Presentation 6 Forced pulse signals for all possible vectors at inputs A and B for a 4x4 multiplier. Compared signal A[0] with Sum[2N-2] to

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: calculate the overall worst case delay. Nov. 29, 2005 ELEC6970-001 Class Presentation 7 Results of 4x4 array multiplier. Voltage Avg.Power (uW) Delay (ns) 1.8 106.32 1.76 1.5 66.43 1.934 1.2 36.49 2.34 1 21.71 3.99 Nov. 29, 2005 ELEC6970-001 Class Presentation 8 % Results Voltage(% Decrease) Avg Power(% Decrease) Delay (% Increase) 16.7% 37.5% 10% 33.3% 65.6% 33% 44.4% 79.5% 127% Nov. 29, 2005 ELEC6970-001 Class Presentation 9 Dynamic Power vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 10 Delay vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 11 Static Power vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 12 Conclusion. Reducing Voltage decrease power significantly. However at lower voltages the delay increase is very significant. Transistor sizing, parallel processing can help reduce the overall delay. Nov. 29, 2005 ELEC6970-001 Class Presentation 13 THANK YOU....
View Full Document

{[ snackBarMessage ]}

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern