Alex_Red_Volt_Supply

Alex_Red_Volt_Supply - calculate the overall worst case...

Info iconThis preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon
Nov. 29, 2005 ELEC6970-001 Class Presentation 1 Reducing Voltage Supply Jins Davis Alexander
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Nov. 29, 2005 ELEC6970-001 Class Presentation 2 Objective… To reduce the power consumption by reducing VDD supply voltage and seeing its effect on power, delay and area. No effect on area.
Background image of page 2
Nov. 29, 2005 ELEC6970-001 Class Presentation 3 What We Know…. Power Consumption is a quadratic function of Voltage. Decrease in supply Voltage increases the overall delay.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Nov. 29, 2005 ELEC6970-001 Class Presentation 4 Power and Delay Power = CV DD 2 Delay= KV DD ─────── (V DD – V t ) α (from alpha-power model)
Background image of page 4
Nov. 29, 2005 ELEC6970-001 Class Presentation 5 What I have done… Designed N*N array multiplier using VHDL. Used ELDO for power analysis and calculation of delay. First simulated basic cell and found delay of Sumout to be greater than Cout.
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Nov. 29, 2005 ELEC6970-001 Class Presentation 6 Forced pulse signals for all possible vectors at inputs A and B for a 4x4 multiplier. Compared signal A[0] with Sum[2N-2] to
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: calculate the overall worst case delay. Nov. 29, 2005 ELEC6970-001 Class Presentation 7 Results of 4x4 array multiplier. Voltage Avg.Power (uW) Delay (ns) 1.8 106.32 1.76 1.5 66.43 1.934 1.2 36.49 2.34 1 21.71 3.99 Nov. 29, 2005 ELEC6970-001 Class Presentation 8 % Results Voltage(% Decrease) Avg Power(% Decrease) Delay (% Increase) 16.7% 37.5% 10% 33.3% 65.6% 33% 44.4% 79.5% 127% Nov. 29, 2005 ELEC6970-001 Class Presentation 9 Dynamic Power vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 10 Delay vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 11 Static Power vs. Voltage Nov. 29, 2005 ELEC6970-001 Class Presentation 12 Conclusion. Reducing Voltage decrease power significantly. However at lower voltages the delay increase is very significant. Transistor sizing, parallel processing can help reduce the overall delay. Nov. 29, 2005 ELEC6970-001 Class Presentation 13 THANK YOU....
View Full Document

This note was uploaded on 09/17/2011 for the course ELEC 6970 taught by Professor Staff during the Spring '08 term at Auburn University.

Page1 / 13

Alex_Red_Volt_Supply - calculate the overall worst case...

This preview shows document pages 1 - 13. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online