ELEC6270_Spring_2011

ELEC6270_Spring_2011 - Spr 2011 Mar 28 1 5270/6270 Guest...

Info iconThis preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Spr 2011, Mar 28 . . . 1 5270/6270 Guest Lecture: M. Allani 2. Click Windows Start-up Button and go to /Programs/ECE/Modelsim 3. File/New /Project 1. Save your VHDL and Verilog files., including the testbench in a folder. Spr 2011, Mar 28 . . . 2 5270/6270 Guest Lecture: M. Allani 1. Type the Project name 2. Add existing VHDL or Verilog files to the project. Spr 2011, Mar 28 . . . 3 5270/6270 Guest Lecture: M. Allani 2. If the compilation is successful, you will see a green check mark beside your file and a success message at the bottom in the Modelsim command prompt 1. Compile your VHDL or Verilog files. Spr 2011, Mar 28 . . . 4 5270/6270 Guest Lecture: M. Allani 1. Start simulation 2. Select the top-level module (testbench) Spr 2011, Mar 28 . . . 5 5270/6270 Guest Lecture: M. Allani 1. Type the following commands at the Modelsim command prompt (change according to your file names, directory and run as long as your testbench simulation lasts): cd //sage/homes/Documents/Synopsys_Tools/Project1 vlib work vlog one_bit_adder.v ripple_adder.v tb_ripple_adder.v # vcom one_bit_adder.vhd ripple_adder.vhd tb_ripple_adder.vhd vopt tb_ripple_adder +acc -o tb_ripple_adder_opt vsim tb_ripple_adder_opt vcd file ripple_adder_dump.vcd vcd add /tb_ripple_adder/DUT/* run 2000ns Spr 2011, Mar 28 . . . 6 5270/6270 Guest Lecture: M. Allani 1. Click Windows Start-up Button and go to /Programs/ECE/SecureCRT Spr 2011, Mar 28 . . . 7 5270/6270 Guest Lecture: M. Allani 1. Choose engineering session. 2. If ‘Engineering’ is unavailable, start a new session port.eng.auburn.edu or ettin.eng.auburn.edu 3. Before connecting to the session, go to session properties , choose Remote/ X11 and check Forward X11 packets. Spr 2011, Mar 28 . . . 8 5270/6270 Guest Lecture: M. Allani 2. Connect anywhere (hit ‘Enter’ key) and type your password again. 1. Type your username and password. Spr 2011, Mar 28 . . . 9 5270/6270 Guest Lecture: M. Allani 1. Click Windows Start-up Button and go to /Programs/ECE/X-Win32 2010 Spr 2011, Mar 28 . . . 10 5270/6270 Guest Lecture: M. Allani 1. Go to ‘Window’ tab in the X-config window and select ‘Multiple’ windows option from the drop-down. Spr 2011, Mar 28 . . . 11 5270/6270 Guest Lecture: M. Allani 1. Save your dotsynopsys_dc.setup file and your design compiler (dc_synScript.tcl) and primetime (pt_script.tcl) scripts in a folder. 2. Type ‘dc_shell ‘at the shell prompt. Spr 2011, Mar 28 . . ....
View Full Document

This note was uploaded on 09/17/2011 for the course ELEC 6970 taught by Professor Staff during the Spring '08 term at Auburn University.

Page1 / 39

ELEC6270_Spring_2011 - Spr 2011 Mar 28 1 5270/6270 Guest...

This preview shows document pages 1 - 13. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online