{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Exam_6270_sol

# Exam_6270_sol - ELEC 5270/ELEC 6270 Low-Power Design of...

This preview shows pages 1–3. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
A lumped interconnect is shown below. For a lumped RC interconnect, where R = rs and C = cs, the current in the circuit is: I(t) = Ve – t/RC /R, where V is the source voltage applied at time t = 0 Voltage across the load capacitance is whose initial voltage was v(0) = 0, v(t) = V – I(t)R = V(1 – e 1 – t/RC ) Delay T’ is the time for the output voltage to attain a value 0.5V. Therefore T’ = 0.69RC = 0.69rcs 2 , which is twice that of the distributed delay T Problem 2: 5 points Briefly answer the following questions about the operation of a static RAM: (a) What are the voltages bit and bit-bar lines are raised to during the precharge phase of operation? (b) Why does the power consumed in reading a memory cell increase as the number of memory cells in the SRAM increase? (c) What effect does pulsing of word-line during read operation has on precharge power? (d) How does the sense amplifier save power consumption in SRAM? (e) The sleep and power-down modes save static power consumption during the periods when a SRAM block is not required to perform the read/write functions. What is the difference between these two modes.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 8

Exam_6270_sol - ELEC 5270/ELEC 6270 Low-Power Design of...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online