# hw1sol - ELEC 5270-001/6270-001 Low-Power Design of...

This preview shows pages 1–2. Sign up to view the full content.

Spring 2011 Homework 1 Solution Assigned 2/21/11, due 2/28/11 Problem 1: A 32 bit bus operates at 1.0V and 2GHz clock rate. Each bit wire, driven by a CMOS buffer, has a total capacitance of 2pF. Each wire has a toggling probability of 0.75 per clock cycle. What is the total dynamic power dissipation of the bus drivers? Will the inversion encoding scheme reduce the power consumption? Answer: Total capacitance, C = 32 × 2 = 64pF Power dissipation, P = 0.5 α CV 2 f = 0.5 × 0.75 × (64×10 -12 ) × 1.0 2 × 2 ×10 9 W = 48.0 mW Inversion encoding will reduce power consumption because it will bring down the average activity on a wire from 0.75 to 0.25. Problem 2: A clock driver has a total output capacitance of 50pF. The supply voltage is 0.9V and the clock frequency is 2GHz. Calculate the power consumption of the clock signal. Answer: For clock signal, α = 2 Power dissipation, P = 0.5 αCV 2 f = 0.5 × 2 × (50×10 -12 ) × 0.9 2 × 2 × 10 9 W = 81.0 mW Problem 3: Prove that a CMOS gate consumes no short-circuit power when V DD ≤ V tn + | V tp |, i.e., supply voltage is below the sum of the threshold voltage magnitudes for the n and p channel MOSFETs. ELEC5270-001/6270-001 Homework 1 Solution

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 09/17/2011 for the course ELEC 6970 taught by Professor Staff during the Spring '08 term at Auburn University.

### Page1 / 4

hw1sol - ELEC 5270-001/6270-001 Low-Power Design of...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online