hw2sol(2) - ELEC 5970-001/6970-001 Special Topics in...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
ELEC 5970-001/6970-001 Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits Fall 2005 Homework 2 Assigned 9/13/05, due 9/22/05 Short-Circuit and Leakage Power Problem 1: How will you design a CMOS circuit so that short-circuit current is completely eliminated? Answer: Short circuit power is eliminated when V DD ≤ V tn + |V tp |, i.e., supply voltage is lower than the sum of the threshold voltage magnitudes for the n and p channel MOSFETs. Problem 2: Qualitatively analyze the effect of reducing the transition (rise or fall) time of the input waveform on the short-circuit power of a CMOS inverter. Answer: As transition time of the input signal decreases, the interval during which neither n nor p channel devices are in the cutoff state shortens. This is the interval during which the short-circuit current flows. Thus, reduction in the input transition time will reduce the short-circuit power. Problem 3:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

hw2sol(2) - ELEC 5970-001/6970-001 Special Topics in...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online