Power_estimation - Power estimation techniques and a new...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
11/11/2004 Fei Hu, ELEC6970 Fall 2004 1 Power estimation techniques and a new glitch filtering effect modeling based on probability waveform Fei Hu Department of Electrical and Computer  Engineering, Auburn University, AL 36849
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
11/11/2004 Fei Hu, ELEC6970 Fall 2004 2 Outline Introduction Different Levels of power estimation Gate-level Probabilistic Approach Signal Probability Transition probability Transition density Probability waveform A new glitch filtering method Based on Probability waveform The idea and examples Preliminary experimental results Summary
Background image of page 2
11/11/2004 Fei Hu, ELEC6970 Fall 2004 3 Introduction Power estimation is critical to IC (low power) design Total power consumption must be estimated during the design  phase. Helps to find the hot-spot which may lead to the failure Levels of power estimation Transistor Level Gate Level RTL Level Behavior Level Software Level Two approaches Simulation based Non-simulative
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
11/11/2004 Fei Hu, ELEC6970 Fall 2004 4 Simulation based Approach Transistor Level Simulation Circuit level SPICE Solving a large matrix of node current using the Krichoff’s  Current Law (KCL) Basic components include resistor, capacitor, inductors,  current sources and voltage sources. Diodes and transistors are modeled by basic components PowerMill Table based device model Even driven timing simulation 2-3 orders of magnitude faster than Spice
Background image of page 4
11/11/2004 Fei Hu, ELEC6970 Fall 2004 5 Simulation based Approach Transistor Level Simulation -continued Switch level Model transistor as a on-off switch with a resistor Short circuit power can be accounted by observing the time  in which the switches form a power-ground path Gate Level Simulation Basic components, logic gates Logic simulation to find switching activity, P=1/2CV 2 f active Monte Carlo simulation, statistical method Each sample has N Random input vector Energy consumption has a normal distribution Stopping criterion derived from sample average and sample  standard deviation
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
11/11/2004 Fei Hu, ELEC6970 Fall 2004 6 Simulation based Approach RTL level simulation Basic components, register, adder, multiplier, etc.  RT-level simulation collect input statistics of each  module Macro-modeling of each component based on  simulation Simulating the component with random input Fitting a multi-variable regression curve (power  macro model equation) using a least mean  square error fit.
Background image of page 6
11/11/2004 Fei Hu, ELEC6970 Fall 2004 7 High level estimation Most of the high level power prediction use profiling and  simulation techniques to address data dependencies
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 37

Power_estimation - Power estimation techniques and a new...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online