This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: and NMOS PMOS Problem 2: Implement the following expression in a full static CMOS logic fashion using no more than 10 transistors: Y = ( AB ) + ( ACE ) + ( DE ) + ( DCB ) Gary Ingram HW #4 EE 4352 Problem 3 Extract a transistor-level schematic for the following layout. What is the logic function?...
View Full Document
This note was uploaded on 09/21/2011 for the course EE 4352 taught by Professor Salamy during the Spring '11 term at Texas State.
- Spring '11