This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: and NMOS PMOS Problem 2: Implement the following expression in a full static CMOS logic fashion using no more than 10 transistors: Y ’ = ( A•B ) + ( A•C•E ) + ( D•E ) + ( D•C•B ) Gary Ingram HW #4 EE 4352 Problem 3 Extract a transistor-level schematic for the following layout. What is the logic function?...
View Full Document
- Spring '11
- Logic gate, NMOS logic, Gary Ingram