VHDL 1 Intro - Modeling Simulating ASIC Designs with VHDL...

Info icon This preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Modeling & Simulating ASIC Designs with VHDL Reference: Smith text: Chapters 10 & 12
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Hardware Description Languages VHDL = VHSIC Hardware Description Language (VHSIC = Very High Speed Integrated Circuits) Developed by DOD from 1983 – based on ADA IEEE Standard 1076-1987/1993/2002/2008 Based on the ADA language Verilog – created in 1984 by Philip Moorby of Gateway Design Automation (merged with Cadence) IEEE Standard 1364-1995/2001/2005 Based on the C language IEEE P1800 “System Verilog” in voting stage & will be merged with 1364
Image of page 2
Other VHDL Standards 1076.1 –1999: VHDL-AMS (Analog & Mixed-Signal Extensions) 1076.2 –1996: Std. VHDL Mathematics Packages 1076.3 -1997: Std. VHDL Synthesis Packages 1076.4 -1995: Std. VITAL Modeling Specification (VHDL Initiative Towards ASIC Libraries) 1076.6 -1999: Std. for VHDL Register Transfer Level (RTL) Synthesis 1164 -1993: Std. Multivalue Logic System for VHDL Model Interoperability
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
HDLs in Digital System Design Model and document digital systems Hierarchical models System, RTL (Register Transfer Level), Gates Different levels of abstraction Behavior, structure Verify circuit/system design via simulation Automated synthesis of circuits from HDL models using a technology library output is primitive cell-level netlist (gates, flip flops, etc.)
Image of page 4
Anatomy of a VHDL model “Entity” describes the external view of a component “Architecture” describes the internal behavior and/or structure of the component Example: 1-bit full adder A B Cin Sum Cout Full Adder
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Example: 1-Bit Full Adder entity full_add1 is port ( -- I/O ports a: in bit; -- addend input b: in bit; -- augend input cin: in bit; -- carry input sum: out bit; -- sum output cout: out bit); -- carry output end full_add1 ; Comments follow double-dash Type of signal Signal direction (mode) Signal name I/O Port Declarations
Image of page 6
Port Format: name: direction data_type; Direction in - driven into the entity from an external source (can read, but not update within architecture) out - driven from within the entity (can drive but not read within architecture) inout – bidirectional; drivers both within the entity and external
Image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern