{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Chapter3 IO - Chapter 3 CPUs Beyond the instruction set...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 3 - CPUs Beyond the instruction set: Input and output. Busy-Wait and Interrupt-Driven Supervisor mode, exceptions, traps. Input/output on the LPC2292 I/O ports Busy-wait programming Interrupt processing UART
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
I/O devices Often includes some non-digital component. Typical digital interface to CPU: CPU status reg data reg mechanism
Background image of page 2
Example: LPC2292 UART Universal asynchronous receiver transmitter ( UART ) : provides serial communication. UARTs are integrated into most microcontrollers Two UART modules on LPC2292 Allows many communication parameters to be programmed.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Asynchronous serial communication Characters are transmitted separately: time bit 0 bit 1 P no char start stop ... bit n-1 optional parity bit n data bits
Background image of page 4
LPC2292 UART CPU interface CPU UART status (8 bit) data (8 bit) serial port xmit/ rcv control Baud Rate gen
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.