Step2 - ECEL 304 ECE Laboratory IV Winter 06-07 Dr....

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECEL 304 ECE Laboratory IV Winter 06-07 Dr. Fontecchio Step 2 Building the ADC Circuit Prelab Make a tentative floorplan of the Digital Recording Project circuit. Our circuit is modeled after that in Figure 1 of Motley’s MicroSim article. Indicate on the floorplan the position of all power and signal I/O pins. To simplify your circuit for floorplanning, define each major circuit subfunction as a block or box. The details of the contents of the boxes will be worked out later. Suggestions for the blocks for the project circuit are shown below (you can use a different set if you like). Hardwired Design ADC RAM Control DAC Clock RAM ADC ADC Display Address Generator 16 pin header Your Custom Design 8 pin header Functional Blocks of the Digital Recording Circuit Course Outline.6 1/10/07 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Choose an arrangement that puts blocks that interact, such as the memory address generator and the RAM chip, close to one another. Many solutions are possible. The shorter wire lengths will have lower resistance and capacitance and support higher signal speeds. Another consideration is that analog blocks should be kept away from digital blocks if possible. The noise generated by the analog circuits can be picked up by digital lines and corrupt data. Circuit Design and Construction
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

Step2 - ECEL 304 ECE Laboratory IV Winter 06-07 Dr....

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online