Lecture5 - ECE-L304 Lecture 5 1 Static RAM An Introduction...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE-L304 Lecture 5 1 Static RAM An Introduction Static RAM is read/write storage that is volatile Volatile - when power is removed, contents are lost No refresh - as needed for dynamic RAM Words are written to or read from sites determined by the address location under RE/ WE (read enable/write enable) control An 8k x 8 RAM has a 13-bit address bus giving 2 13 = 8192 8- bit locations, or 64kB (65,536) A 128k x 8 RAM has a 17-bit address bus, giving 2 17 = 131,072 8-bit locations, or 1MB ECE-L304 Lecture 5 2 Static RAM Organization Memory Array Row Decoder Column Decoder Row Address M Column Address N-K Data 2 K 2 N 2 M ECE-L304 Lecture 5 3 Static RAM Generic RAM Cell V dd L L Word Word Bit Bit Word = Row Bit = Column L = Load device There would be 8,192 of these cells in the 8K RAM ECE-L304 Lecture 5 4 A[12-0] D[7-0] RE WE stable stable Static RAM Read and Write Timing Write Operation After the address and data have been stable for a setup time, pulse the write enable ECE-L304 Lecture 5 5 Static RAM Read and Write Timing Read Operation Once the address is stable, raise the read enable After a settling time, the data is valid D[7-0] RE WE stable valid A[12-0] ECE-L304 Lecture 5 6 Static RAM An Introduction Sharp LH5268 8k x 8 Static RAM RAM - Random Access Memory 8k x 8 - storage for 8,192 8-bit words Data is transferred in and out in parallel 8-bit tristate data bus Input, output, high impedance Status controlled by CE1 , CE2, WE , OE pins ECE-L304 Lecture 5 7 What will you do? Part 1 Write two data bits to two RAM locations and read them back Learn to display data in hex format in Probe Observe Read/Write operations and timing Part 2 Write 8-bit ADC data to 256 locations and read it back ECE-L304 Lecture 5...
View Full Document

{[ snackBarMessage ]}

Page1 / 28

Lecture5 - ECE-L304 Lecture 5 1 Static RAM An Introduction...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online