Lecture7 - ECE-L304 Lecture 7 Review of Step 5 Introduction...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE-L304 Lecture 7 Review of Step 5 Introduction to Step 6 A two week lab
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE-L304 Lecture 7 2 Step 5 Review A master clock based on a 555 timer has been constructed and tested The clock frequency corresponds to the bandwidth goal of your group Frequency ≥ 2 * BW Duty cycle may be 50% (square wave) or higher depending on design style chosen
Background image of page 2
ECE-L304 Lecture 7 3 Step 5 Lab Complete ADC DAC 8 8 RAM Address Gen R/W Control Clock
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE-L304 Lecture 7 4 Data Acquisition Circuit
Background image of page 4
ECE-L304 Lecture 7 5 Step 5 Deliverables Write up your 555 timer design: Show your RA, RB, C values and explain how you got them sample calculation graph Compare actual circuit performance to your design using tables, sketches, hard copies, simulations or whatever else you need to make your point Comment on your results and observations
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE-L304 Lecture 7 6 This Week Step 6 Prelab Read the datasheets for the 74LS08 AND gate, 74LS112 JK flipflop, 74LS590 8-bit counter Complete the Step 6 Prelab Worksheet
Background image of page 6
ECE-L304 Lecture 7 7 Project Circuit Progress to Date ADC DAC 8 8 RAM Address Gen R/W Control Clock
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE-L304 Lecture 7 8 Project Circuit This Week ADC DAC 8 8 RAM Address Gen R/W Control Clock 17 2
Background image of page 8
ECE-L304 Lecture 7 9 Step 6 Prelab Analyze the control circuit used in the Step 4 simulation Q Q from Address Generator TC = Terminal Count
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 24

Lecture7 - ECE-L304 Lecture 7 Review of Step 5 Introduction...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online