Lecture9 - ECE-L304 Lecture 9 Introduction to Step 7 Last...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE-L304 Lecture 9 Introduction to Step 7 Last Step - 2 weeks
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE Lab IV Lecture 9 2 Project Circuit Step 7 Blocks DAC 8 8 RAM Address Gen R/W Control Clock ADC Control 2 17 ? ADC
Background image of page 2
ECE Lab IV Lecture 9 3 Step 7 Goals Control the ADC Modify the RAM control according to your timing strategy Add the RAM chip to the circuit Optimize performance Test the circuit
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE Lab IV Lecture 9 4 ADC Control Get the ADC off-line Our acquisition system has only one data bus, which is shared by the ADC and the DAC We have to take the ADC off-line during the RAM READ cycle so we do not have the ADC and RAM writing to the bus simultaneously
Background image of page 4
ECE Lab IV Lecture 9 5 ADC Control Specify when to get new data Take the ADC out of its current free- running mode In this mode, INTR pin signal initiates a new data conversion when it falls Synchronize the system Generate a new memory address every clock cycle Put new data on the bus every clock cycle
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE Lab IV Lecture 9 6 ADC Control ADC0804 Pins CS = Chip Select RD = Read WR = Write INTR = Interrupt 1 3 5 7 9 2 4 6 8 10 11 13 15 17 19 12 14 16 18 20 CS RD WR CLK IN INTR DB0 DB7
Background image of page 6
ECE Lab IV Lecture 9 7 ADC Control Free-Running Circuit CS = Chip Select RD = Read WR = Write INTR = Interrupt 1 3 5 7 9 2 4 6 8 10 11 13 15 17 19 12 14 16 18 20 CS RD WR CLK IN INTR DB0 DB7 Start
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE Lab IV Lecture 9 8 ADC Control Free-Running Circuit While CS is low, acquisition starts whenever WR rises How can this happen? Start switch is
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/25/2011 for the course ECEL 304 taught by Professor Fontecchio during the Winter '07 term at Drexel.

Page1 / 30

Lecture9 - ECE-L304 Lecture 9 Introduction to Step 7 Last...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online