ELEC 3500: Assignment 1
Due on 28th Jan in class. Total marks: 20
1. Indicate the type of digital abstraction the following entities belong to:
2 Marks
(a) RTL description
(b) Transistors
(c) Multiplexer
(d) Standard cells
(e) State table
(f) Binary multiplier
(g) 4 input CMOS NAND gate
(h) FPGA
2. Consider the following circuit.
3 Marks
A
E
G
C
5V
F
B
(a) Analyze the above circuit using
loop analysis
to find the logic implemented at F.
(b) Analyze the above circuit using
cutset analysis
to find the logic implemented at F.
(c) Prove that items (a) and (b) give you the same result.
3. Consider the following circuits.
3 Marks
A
B
C
5V
A
C
5V
B
F
F
(i)
(ii)
D
D
20KOhms
20KOhms
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
(a) Find the logic implemented at F by circuits (i) and (ii).
(b) Assuming the channel resistances of all transistors (both NMOS and PMOS) to be
20Ω
, compute the values
of digital0 and digital1 for both circuits.
Hint: Consider different cases for conduction of NMOS and
PMOS blocks.
(c) Calculate the power dissipation in circuit (i) when the NMOS block is conducting. Assume the channel
resistance of NMOS transistors to be
This is the end of the preview.
Sign up
to
access the rest of the document.
 Spring '11
 victor
 Transistor, Logic gate, CMOS NAND Gate, RC time constants

Click to edit the document details