Assignment1 - ELEC 3500: Assignment 1 Due on 28th Jan in...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
ELEC 3500: Assignment 1 Due on 28th Jan in class. Total marks: 20 1. Indicate the type of digital abstraction the following entities belong to: 2 Marks (a) RTL description (b) Transistors (c) Multiplexer (d) Standard cells (e) State table (f) Binary multiplier (g) 4 input CMOS NAND gate (h) FPGA 2. Consider the following circuit. 3 Marks A E G C 5V F B (a) Analyze the above circuit using loop analysis to find the logic implemented at F. (b) Analyze the above circuit using cutset analysis to find the logic implemented at F. (c) Prove that items (a) and (b) give you the same result. 3. Consider the following circuits. 3 Marks A B C 5V A C 5V B F F (i) (ii) D D 20KOhms 20KOhms
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
(a) Find the logic implemented at F by circuits (i) and (ii). (b) Assuming the channel resistances of all transistors (both NMOS and PMOS) to be 20Ω , compute the values of digital-0 and digital-1 for both circuits. Hint: Consider different cases for conduction of NMOS and PMOS blocks. (c) Calculate the power dissipation in circuit (i) when the NMOS block is conducting. Assume the channel
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/27/2011 for the course ENGINEERIN 3600 taught by Professor Victor during the Spring '11 term at Carleton CA.

Page1 / 2

Assignment1 - ELEC 3500: Assignment 1 Due on 28th Jan in...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online