This preview shows page 1. Sign up to view the full content.
Unformatted text preview: 1 + X 2 + X 5 . 0.5 marks (b) Draw the state diagram for this LFSR indicating the value stored in the counter at each stage. 1 mark (c) Based on the state-diagram from (b) comment on whether 1 + X 2 + X 5 is a primitive or non-primitive polynomial. 0.5 marks 7. Design a counter that counts from 13 to 7. Draw the schematic. 2 marks 8. Write down the values that a 5 bit ripple counter would take during a transition from 15 to 16. 2 marks 9. Write the Verilog code to implement a 4-bit Gray code counter using look-up tables. 2 marks 10. Consider the following FSM. Let the present state be represented by CBA and the next-state be represented by c + b + a + . Find c + , b + and a + in terms of A , B , C and x by inspection. 2 marks x x x SA=001 SB=010 SC=100 x x...
View Full Document
- Spring '11