BB_Lecture32 Part 2 CMOSTransitionTimes_2_1

BB_Lecture32 Part 2 CMOSTransitionTimes_2_1 - EE 311...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 311 Lecture 32 Part 2 Wedesday March 31, 2010 CMOS Inverter Transition Times Zubair Rehman
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 t r f : I t THL : fall-time (High-To-Low) for v o t TLH : rise-time (Low-To-High) for v o t PHL : propagation delay time (High-To-Low) for v o t PLH : propagation delay time (Low-To-High) for v o
Background image of page 2
3 C represents total capacitance load including internal capacitance, wiring, next stages, etc.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
V I Switch from Low-To-High V o Switches from High-To-Low Propagation Delay t PHL t = 0 - Capacitance Voltage = V DD t = 0 + Capacitance Voltage = V DD Q N (NMOS) Switches ON in Saturation i DN = 1 / 2 K n ’ (W n / L n ) (V DD - V tn ) 2 t PHL1 Point E Point F t = 0 + to t PHL1 | V o | = V DD - (V DD - V TN ) = V tn | Q| = C| V o | = |i DN | t = i DN t PHL1 t PHL1 = |C V o | / i DN = (C*V T ) / [ 1 / 2 K n ’ (W n / L n ) (V DD - V tn ) 2 ] Point F to M where V o = V DD / 2 t = t PHL1 to t PHL1 + t PHL2 = t PHL Q N (NMOS) in Triode Region i DN = K n ’ (W
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 09/28/2011.

Page1 / 7

BB_Lecture32 Part 2 CMOSTransitionTimes_2_1 - EE 311...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online