L8Part1 MOS__Current_Mirrors_1

L8Part1 MOS__Current_Mirrors_1 - 5 5 5 * / / * / / * / / *...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
6.3 IC Biasing - Current Sources Current Mirrors & Current Steering Circuits Zubair Rehman
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 6.3.1 The Basic MOSFET Current Source
Background image of page 2
3 e. g. V DS ≥ V DS, SAT = V GS - V tn = V ov V A = Infinity 1 1 2 2 2 1 1 2 2 1 2 2 1 2 2 2 2 2 2 1 1 1 1 * ) ( 2 1 ) ( 2 1 L W L W I I L W L W I I V V V V L W K I I V V L W K I I REF D D D GS GS tn GS n O D tn GS n REF D = = = - = = - = =
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Finite Early Voltage V A g O2 = 1 / r O2 = I D2 (V DS2  = 0) / V A2 I O = g O2 x (V 0 - V GS ) = 1 / r 0 x (V O - V GS ) (V DS2 -V DS1 ) - + = o GS O REF O r V V L W L W I I 1 * * 1 1 2 2
Background image of page 4
5 6.3.2 MOS Current Steering Circuits V SG4 = V SG5 V GS1 = V GS2 = V GS3
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 For V A n in Saturation This equation determines V OV4 : I D1 = I REF All Transistors Must Be In Saturation 2 4 4 4 2 3 3 3 3 4 1 1 3 3 1 1 1 3 3 1 3 1 1 2 2 1 1 1 2 2 1 2 * 2 1 * 2 1 / / * / / / / * / / OV P OV n D D GS SS DD D D GS SS DD D D V L W K V L W K I I L W L W R V V V L W L W I I L W L W R V V V L W L W I I = = - + = = - + = = 2 4 4 4 1 1 3 3 * 2 1 / / OV P REF V L W K L W L W I = 1 1 1 3 3 4 4 5 5 5 3 4 4 5 5 4 4 4
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 5 5 5 * / / * / / * / / * / / D D D D D I L W L W L W L W I I L W L W I L W L W I = = = 7 NMOS V DS V DS, SAT = V GS- V tn V D- V S V G- V S- V tn V D V G- V tn From The Circuit V G = - V SS + V GS1 V D - V SS + (V GS1- V tn ) = - V SS + V OV PMOS V SD V SD, SAT = V SG- |V tp | V S- V D V S- V G- |V tp | V G + |V tp | V D V D V G + |V tp | V G = V DD- V SG V D V DD- V SG + |V tp | V D V DD- (V SG- |V tp |) = V DD- V OV...
View Full Document

Page1 / 7

L8Part1 MOS__Current_Mirrors_1 - 5 5 5 * / / * / / * / / *...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online