Lecture 34 CMOSLogic-Gate Circuits_1

Lecture 34 CMOSLogic-Gate Circuits_1 - EE 311 EEO 311...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 33 10.3 CMOS Logic-Gate Circuits Examples of Pull-Down Network (PDN) Examples of Pull-Up Network (PUN) Alternative Symbols for MOSFETs A Two-Input NOR CMOS Gate A Two-Input NAND CMOS Gate A Two-Input Exclusive OR (XOR) CMOS Gate Proper Sizing for a Four-Input NOR CMOS Gate Proper Sizing for a Four-Input NAND CMOS Gate Lab 9 CMOS Logic Gates Zubair Rehman
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2 Pull-Down Network Comprised of NMOS Transistors Input High Input Low Pull-Up Network Comprised of PMOS Transistors Input Low Input High Logic OR Function: Devices In Parallel Logic AND Function: Devices In Series
Background image of page 2
3 Figure 10.9 Pull-Down Networks A B Q A Q B Fig (a) Fig (b) Fig (c) Low Low OFF OFF Not Low Not Low Not Low High Low ON OFF Low Not Low Low Low High OFF ON Low Not Low C = ? High
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 11

Lecture 34 CMOSLogic-Gate Circuits_1 - EE 311 EEO 311...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online