tutorial7

tutorial7 - CS 230 Tutorial 7 Jonathan Rodriguez...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
CS 230 Tutorial 7 February 28, 2011 Jonathan Rodriguez [email protected]
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Tutorial 7 • Pipelines in the “Real World” • Cache and Memory Latencies • Q&A: Assignment & Other Questions
Background image of page 2
Pipelines in the “Real World” Most popular CPU architecture: x86 – 8086/8088, 80286, 80386 – 80486 – Pentium (or 586) – Pentium II / Pentium Pro (or 686) – Pentium III, 4, and more …
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
80386 • Introduced in 1985 • CISC (Complex Instruction Set Computer) • 3 stage pipeline – Instruction Fetch – Decode – Execute (includes writeback) • Fastest execution: 2 cycles per instruction • Memory accesses extra • Complex instructions extra
Background image of page 4
80486 • Introduced in 1989 • RISC (Reduced Instruction Set Computer) • 5 stage pipeline – 2 decode stages to translate CISC into RISC • Fetch, Decode1, Decode2, Execute, Writeback – Conditional Branch Failed: 1 cycle – Conditional Branch Taken: 3 cycles (stall) • Fastest execution: 1 cycle per instruction
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Pentium • Introduced in 1993
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 17

tutorial7 - CS 230 Tutorial 7 Jonathan Rodriguez...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online