Expt-4(2)

Expt-4(2) - EE 2731 Spring 2011 Digital Logic Lab Click to...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Click to edit Master subtitle style 10/2/11 EE 2731 - Spring 2011 EE 2731 Spring 2011 Digital Logic Lab Experiment - 4
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/2/11 EE 2731 - Spring 2011 Before You Start o Read note on the experiment o Read note on Part II of Experiment 1 o See the CPLD Board Manual o Download the Xilinx ISE WebPACK o Design the experiment at home o Note any expected results for your experiment
Background image of page 2
10/2/11 EE 2731 - Spring 2011 Experiment 4
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/2/11 EE 2731 - Spring 2011 Verilog EE 2730 - Spring 2011 Hardware Description Language o standardized o portable o helps rapid product development Describes relationship between inputs and outputs of a module o program code describes this relationship for a software module o HDL code describes this for a hardware module
Background image of page 4
10/2/11 EE 2731 - Spring 2011 source: Brown and Structural specification f x 3 x 1 x 2 Figure 2.30. A simple logic function. module example1 (x1, x2, x3, f); input x1, x2, x3; output f; and (g, x1, x2); not (k, x2); and (h, k, x3); or (f, g, h); endmodule Figure 2.31. Verilog code for the circuit in Figure 2.30. ports gate level primitives
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/2/11 EE 2731 - Spring 2011 source: Brown and Behavioral specification f x 3 x 1 x 2 Figure 2.30. A simple logic function. module example3 (x1, x2, x3, f); input x1, x2, x3; output f ; assign f = (x1 & x2) | (~x2 & x3); endmodule Figure 2.34. Using the continuous assignment to specify the circuit in Figure 2.30.
Background image of page 6
EE 2731 - Spring 2011 source: Brown and Behavioral specification 2 module example3 (x1, x2, x3, f); input x1, x2, x3; output f ; assign f = (x1 & x2) | (~x2 & x3); endmodule Figure 2.34. Using the continuous assignment to specify the circuit in Figure 2.30. // Behavioral specification module example5 (x1, x2, x3, f); input x1, x2, x3; output f ; reg f ; always @(x1 or x2 or x3) if (x2 == 1) f = x1; else f = x3; endmodule Figure 2.36. Behavioral specification of the circuit in Figure 2.30 using a procedural statement. sensitivity list
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/02/2011 for the course HNRS 1003 taught by Professor Zerba during the Spring '08 term at LSU.

Page1 / 23

Expt-4(2) - EE 2731 Spring 2011 Digital Logic Lab Click to...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online