homework5

homework5 - CS M51A / EE M16 Winter 2011 Homework #5...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CS M51A / EE M16 Winter 2011 Homework #5 Problem 1: Implement the following program repeatedly using a single 8-bit adder/subtracter (AS) module, 8-bit registers, as few as possible as small as possible counters and combinational modules of your choice. The AS module executes addition, when control signal c1 is 0 and subtraction when control signal c1 is 1. Every five cycles the 7-bit input variables b, c, and e are updated with new values. All values (given and calculated) are positive. Values a, f, g, h, and d should be available one each clock cycle, in their respective order. statement 1. a = b + c; statement 2. f = b + e; statement 3. g = a − c; statement 4. h = b + e; statement 5. d = b − c; Problem 2: Using modulo 16 counters and multiplexers implement a system that produces the following sequence: Problem 3: Design a system which outputs 1 if 4 of the last 5 characters are 1011 with at most 2 mismatched bits. The definition of mismatched bit is a bit in the sequence which doesn’t correspond the its specified value. For example, for pattern 1111, the following
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/07/2011 for the course CS m51 taught by Professor Staff during the Spring '11 term at UCLA.

Page1 / 2

homework5 - CS M51A / EE M16 Winter 2011 Homework #5...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online