This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: (NOTE: 1 point off if that last sentence isn’t there.) 3. Draw a schematic of the circuit produced by the following code: input a,b; output y; wire p,q; assign p = a | b; assign q = a ^ b; assign y = ~(q & p) ; 4. What does the following partial Verilog program do? always @(posedge A or posedge B) Y <= A << 2; Whenever a positive edge is seen on the variables ‘A’ or ‘B’, the value of ‘Y’ is updated with the value of ‘A’ left-shifted by 2 bits....
View Full Document
This note was uploaded on 10/16/2011 for the course ECE 351 taught by Professor Greenwood during the Spring '11 term at Portland State.
- Spring '11