This preview shows page 1. Sign up to view the full content.
Unformatted text preview: for I/O. How is the synthesizer informed of these pin assignments so the FPGA can be properly programmed? Pin assignments are provided by the user either manually during the synthesis process or via a user constraint file. 4. (2 points) How do ports in modules differ from ports in tasks? Ports in tasks are used to pass values; ports in modules are signals used for interfacing. 5. (2 points) How do you make a task re-entrant? After the keyword task you put the keyword automatic...
View Full Document
This note was uploaded on 10/16/2011 for the course ECE 351 taught by Professor Greenwood during the Spring '11 term at Portland State.
- Spring '11