351_hw3 - the testbench to find out how construct the port...

Info icon This preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 351 HW #3 Below is a schematic of a positive-edge triggered D-FF with (active low) preset and clear. You are to write a Verilog module (as a gate-level abstraction) of this D-FF. On the course webpage you will find a testbench to simulate your Verilog module. (Be sure to look at
Image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: the testbench to find out how construct the port list in your module.) You must simulate your design and turn in a copy of your Verilog source code and a hardcopy of the timing diagram produced by the simulator. (No timing diagram, no credit.)...
View Full Document

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern