Unformatted text preview: the testbench to find out how construct the port list in your module.) You must simulate your design and turn in a copy of your Verilog source code and a hardcopy of the timing diagram produced by the simulator. (No timing diagram, no credit.)...
View Full Document
- Spring '11
- Gate, timing diagram, Verilog Module