351_hw3 - the testbench to find out how construct the port...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 351 HW #3 Below is a schematic of a positive-edge triggered D-FF with (active low) preset and clear. You are to write a Verilog module (as a gate-level abstraction) of this D-FF. On the course webpage you will find a testbench to simulate your Verilog module. (Be sure to look at
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: the testbench to find out how construct the port list in your module.) You must simulate your design and turn in a copy of your Verilog source code and a hardcopy of the timing diagram produced by the simulator. (No timing diagram, no credit.)...
View Full Document

This note was uploaded on 10/16/2011 for the course ECE 351 taught by Professor Greenwood during the Spring '11 term at Portland State.

Ask a homework question - tutors are online