{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

HW3-sol - Pi is specified by one level but Gi is specified...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CSE 341: Computer Organization Spring 2011 Solution to HW #3 7) Gate delays for ripple-carry-adder and CLA adder. For ripple-carry-adder, the delay is 16 x 2 = 32 units. For the CLA adder, it is 5 gate delays. This is because C4 is represented in terms of Pi and Gi.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Pi is specified by one level but Gi is specified by two levels using pi and gi. So, the worst case for this next level of abstraction is two levels of logic. pi and gi can be implemented in one level logic. So, total delay is 2+2+1=5 units....
View Full Document

{[ snackBarMessage ]}

Ask a homework question - tutors are online