11 - Chapter 11 Memory Interface 1 Learning Outcomes Be...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Chapter 11 Memory Interface
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Learning Outcomes Be able to decode the memory address and use the outputs of the decoder to select various memory components. Be able to explain how to interface both RAM and ROM to microprocessor. Be able to interface memory to 8-bit and 16-bit data bus.
Background image of page 2
3 Memory Devices There are two types of memory, the RAM and the ROM. ROM is read-only memory and could be an EPROM or FLASH (EEPROM) memory. RAM is read/write memory and could be SRAM (static) or DRAM (dynamic). All memory devices have address inputs that select a location on the memory. Address lines are number from A0 to as many as required to address the locations on the memory.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 All memory has data pins that are number from D0 to usually D7. D0 is the least significant bit and most memory devices are 8-bit in width. Even the latest DDR memory for your computer has memory devices that are 8-bits in width (eight devices form a 64-bit wide memory). All memory has a set of control inputs. The output enable (OE ) input is used to cause a read and the write enable (WE ) input causes a write. Neither of these inputs do anything unless the chip select input (CS ) is active low.
Background image of page 4
5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Pin-out of the 2716, 2Kx8 EPROM
Background image of page 6
7 Pin-out of the 62256, 32Kx8 SRAM
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Memory Address Pins The number of memory address pins are determined by the number of memory locations on a device. A few number to remember are that a 1K memory device has 10 address pins and a 1M device has 20 address pins. By doing so, you can easily figure out how many
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/23/2011 for the course BME KUEU taught by Professor Ting during the Fall '10 term at Universiti Teknologi Malaysia.

Page1 / 30

11 - Chapter 11 Memory Interface 1 Learning Outcomes Be...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online