This preview shows pages 1–5. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: voltage values on the plot. Determine the input voltage for which the transfer characteristics have maximum slope (sharpest transition). What is the maximum output high and minimum output low voltage that this inverter can exhibit? What is the output dynamic range? Is this a ratioed or ratioless inverter? What is the peak current that can flow in the circuit? Discuss qualitatively the performance of this logic capability with that of CMOS logic when driving similar load capacitance in terms of area consumed noise margins power dissipation Explain your answers. Problem #8 Depletion mode inverter design...
View
Full
Document
This note was uploaded on 10/24/2011 for the course ECE 108 taught by Professor Kennethy.yun during the Spring '08 term at UCSD.
 Spring '08
 KENNETHY.YUN

Click to edit the document details