03ECE108HWset3MOSLogic

# 03ECE108HWset3MOSLogic - ESENER ECE108 HW SET 3 Winter 2011...

This preview shows pages 1–3. Sign up to view the full content.

ESENER ECE108 HW SET 3 Winter 2011 Problem 1. An NMOS NOR gate with resistive load uses MOSFETs each with a threshold voltage ± =0.8 ² . ³ ´µ =5 . a) With only one input high · 1 =5 , it is desired to obtain an output voltage ¸ ¹ =0.4 º at a current flow from » ¼½ the power supply of ¾ ¿À =4 ÁÂ . Determine Ã Ä and Å Æ . b) Using a substrate doping Ç È =1 10 15 ÉÊ 3 , μ =650 ËÌÍ∙ÎÏ , Ð =0.2 ÑÒ determine Ó ÔÕ , the oxide capacitance per unit area and W, the channel width, to yield the desired current. c) What will the output voltage be if all inputs are high? b) Problem 2. An NMOS depletion load inverter uses the same NMOS transistor as in 1). The load device has a threshold voltage Ö ×Ø = 2.5 Ù . Ú ÛÜ =5 Ý . To achieve the same output voltage ( Þ ß =0.4 à ) for ( á âã =5 ä as in 1), calculate the required å æ for the pull-up transistor.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 3 . NMOS enhancement and depletion mode technologies are being compared to implement the
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 10/24/2011 for the course ECE 108 taught by Professor Kennethy.yun during the Spring '08 term at UCSD.

### Page1 / 4

03ECE108HWset3MOSLogic - ESENER ECE108 HW SET 3 Winter 2011...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online