06ECE108Ch6MOSLogicpresentation (1)

06ECE108Ch6MOSLogicpresentation (1) - MOS LOGIC Chapter 6...

Info icon This preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
MOS LOGIC Chapter 6 1 ECE108 UCSD Esener
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Esener UCSD Ch. 6. V DD V OUT GND X a X b X c 3-INPUT NOR V DD V OUT GND X a X b X c 3-INPUT NAND 2-T PULL-UP MOS LOGIC GATES 6.1. NMOS NOR and NAND GATES 2
Image of page 2
Esener UCSD Ch. 6. 6.2 COMPOSITE 2T PULL-UP MOS LOGIC GATES V DD Y=X 1 (X 2 X 3 +X 4 X 5 ) X1 X2 X3 X5 X4 RULE: Express logic function as the complement of sum of products Synthesize each product as a serial combination of driver transistors 3
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon