VLSI_Class_Notes_9_2010

VLSI_Class_Notes_9_2010 - EEL 5322 W.R.Eisenstadt 1 VLSI...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EEL 5322 W.R.Eisenstadt - 1 - VLSI Class Fall 2010, Notes 9 Reading 6.1, 6.2 and 6.3 Jaeger Homework #8 Problems 6.3 and 6.7 from Jaeger: Due Sept 20, 2010. Please hand this homework to Krishna in class, or under my office door in NEB 529 on Monday 9/20/2010 or upload the file in the Homework #8 link. Lecture discussion : Deposition techniques a way of coating a wafer with different conductive and insulating materials. CVD: Chemical Vapor Deposition PVD: Physical Vapor Deposition Spin on Techniques: a solution of material you want to deposit on the wafer surface is dropped in the center of the wafer and spun with centrifugal force. The material uniformly distributes over the wafer. Thicknesses are controlled by the centrifugal force during the spinning. Example: Photo-resists use spin on techniques in patterning wafers during photolithography. CVD: Chemical Vapor Deposition is performed in a system similar to a diffusion system. However, the reactor needs a high vacuum and good pumping system. Deposition pressure is often lower than atmospheric pressure, the gasses are typically toxic, explosive, and flammable. Good CVD researchers are also good vacuum system plumbers. Wafer surface reactions: Reactant gasses are introduced in a deposition system and the gasses react at the surface of the heated wafer. The wafer temperature is held sufficiently high to form deposited thin films. This temperature is often way below the temperatures necessary to perform thin films....
View Full Document

This note was uploaded on 10/24/2011 for the course EEE 5322 taught by Professor W.r.eisenstadt during the Fall '10 term at University of Florida.

Page1 / 3

VLSI_Class_Notes_9_2010 - EEL 5322 W.R.Eisenstadt 1 VLSI...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online