VLSI_Class_Notes_27_Homework16_Inverter_Design

VLSI_Class_Notes_27_Homework16_Inverter_Design - output...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EEL 5322 W.R.Eisenstadt - 1 - Homework 16, Inverter Design Problem. Due, Monday Nov. 8, 2010 Using Cadence and l = 0.125 m m, layout a CMOS inverter with the dimensions (width and length) shown below. Simulate the inverter switching with a 50 ps risetime 0-VDD 4nS 50% duty cycle clock input and an attached identical inverter load. Hand in class or submit a scan of the summary of the Spectra
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: output, including the inverter risetime and fall time on Monday, Nov. 8th. Submit the inverter layout to the TA of EEL5322 by 5 pm on Friday Nov. 9th via the Homework link on WebCT. Be sure to do a DRC and LVS the circuit layout. Rabaey, p. 198 and color plate 6 shows the basic layout of an inverter. PMOS W = 1.125 um, L =0.25 um NMOS W = 0.500 um, L= 0.25 um...
View Full Document

This note was uploaded on 10/24/2011 for the course EEE 5322 taught by Professor W.r.eisenstadt during the Fall '10 term at University of Florida.

Ask a homework question - tutors are online