Exam II_2008 - electrically connected the closest conductor...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Exam II, byWilliam Eisenstadt 10/19/2010 Page 1 of 6 EEL 5322 VLSI Circuits and Technology Exam II Open Note, Open Book, 60 Minutes, 100 points, 11/3/2008 PROBLEM 1: (50 Points) NAME . Resistance and Cross Sections and Design Rules: UFID: . i) (10 points). Look at the layout and draw the corresponding IC process cross sections from A to A . Assume 3 levels of metals as in the class notes.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Exam II, byWilliam Eisenstadt 10/19/2010 Page 2 of 6 ii)( 20 points) Calculate the resistance for the layout from line X to line X in the layout above. Each square is 125nm. Use the parameters from MOSIS below. PROCESS PAR N+ P+ POLY N+BLK PLY+BLK MTL1 MTL2 UNITS Sheet R 4.0 3.0 3.5 59.6 170.5 0.07 0.07 ohms/sq Contact R 5.7 4.8 4.7 2.23 ohms iii) 20 points) Calculate the capacitance from the line to ground for the layout from line X to line X in the layout above. Use the parameters from Rabaey back cover. Hint, when two or more conductors are stacked on top of each other and
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: electrically connected the closest conductor to ground determines the capacitance. The upper conductor is shielded. Exam II, byWilliam Eisenstadt 10/19/2010 Page 3 of 6 PROBLEM 2: (25 points) Alignment: Using our design parameters of unit lambda, » =125 nm for our design rules how many » would we need for a proper overlap of N+ S/D under the contact to guarantee a 3 Ã design rule. Show all your calculations for full credit. Use the alignment tree below and make the assumption that only misalignment creates the need for this design rule, other effects are not important. Exam II, byWilliam Eisenstadt 10/19/2010 Page 4 of 6 Work Page Exam II, byWilliam Eisenstadt 10/19/2010 Page 5 of 6 PROBLEM 3: (25 Points) What is the Elmore Delay from the Input to the Output? All resistances are 10 © and all capacitances are 5 x 10-15 F. (5 fF). Provide the correct numerical answer for full credit. Exam II, byWilliam Eisenstadt 10/19/2010 Page 6 of 6 Work Page...
View Full Document

This note was uploaded on 10/24/2011 for the course EEE 5322 taught by Professor W.r.eisenstadt during the Fall '10 term at University of Florida.

Page1 / 6

Exam II_2008 - electrically connected the closest conductor...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online