fa10-sw-e3 - ECE 2030 B 12:00pm 4 problems, 7 pages...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 B 12:00pm Computer Engineering Fall 2010 4 problems, 7 pages Exam Three 1 December 2010 Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. Good Luck! Your Name ( please print ) ________________________________________________ 1 2 3 4 total 18 32 25 25 100 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 2030 B 12:00pm Computer Engineering Fall 2010 4 problems, 7 pages Exam Three 1 December 2010 Problem 1 (2 parts, 18 points) Datapath Elements Part A (9 points) Consider the following input and output values for a shift operation. Determine the shift type and amount required to achieve the listed transformation. I/Os are in hexadecimal. Input Value Output Value Shift Type Shift Amount (signed decimal value) 87654321 FFF87654 87654321 00000008 87654321 43218765 Part B (9 points) Consider the following input and output values for a logical operation. Determine the logical function and function code (in hexadecimal) required for the operation. X Input Y Input Output Logical Function Function Code 87654321 00FF00FF 00650021 87654321 00FF00FF 879A43DE 87654321 00FF00FF 789ABCDE Problem 2 (3 parts, 32 points) Memory Systems Part A (12 points) Consider a DRAM chip organized as 64 million addresses of 16 bit words . Assume both the DRAM cell and the DRAM chip is square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal . number of columns column decoder required ( n to m ) type of mux required ( n to m ) number of muxes required number of address lines in column number number of address lines in column offset Part B (10 points) Consider a 4 Gbyte memory system with 512 million
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 7

fa10-sw-e3 - ECE 2030 B 12:00pm 4 problems, 7 pages...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online